|
|
|
|
|
Request for Xilinx RocketIO Design-in kit for Allegro PCB SI
The Xilinx RocketIO Design-in Kit for Allegro PCB SI, an electronic blueprint for simulating and implementing Virtex-II Pro RocketIO transceivers in a system, allows you to develop optimal constraints for your PCB systems. These constraints then drive PCB floorplanning, routing, and verification process. Allegro PCB SI with comprehensive design environment reduces your time to market and overall production costs by eliminating design respins.
Upon completion of the following short registration, you will be able to download the kit. The file is 42 Mb. This download combines with the Xilinx Virtex-II Pro Signal Integrity Simulation Kit available through the Xilinx Spice Suite on Xilinx.com.
|